This website uses cookies to implement certain functions. If you use this website you agree to our Privacy Policy.
News and Information about the Test of Electronics in Research & Design, Production, Maintenance, and Installation.  

Newsletter

Register to our newsletter
Every two weeks -
all news at a glance
captcha 

News about Board and System Test

 

Using Boundary Scan for fast Flash Programming

23 July 2014 – XJTAG has unveiled an integrated XJFlash feature for up to 50 times faster flash programming. XJFlash allows engineers to automatically generate customised programming solutions that can overcome the speed limitations generally associated with using boundary scan to program flash memories connected to FPGAs.

By creating custom programming designs for each flash/FPGA combination, XJFlash relieves the JTAG chain of unnecessary traffic (usually generated by repetitive functions such as shifting in control, address and data bits). By doing so, programming speeds close to the device’s theoretical maximum can be achieved.

Previously only available as a consultancy service, the XJFlash module supports a wide range of flash and FGPA configurations, and can now be used as part of an XJDeveloper boundary scan test project by the end user to create a programming solution. The integration comes alongside XJTAG’s recent release of version 3.2 of its test development system.

The innovative approach of the XJFlash module allows it to erase, program and verify any flash memory provided there is access to it from an FPGA on the target board, all within the XJTAG software.

“Complex boards often contain many devices that could benefit from faster flash programming. XJTAG can dramatically shorten this process.” says Simon Payne, CEO XJTAG. “The integration of XJFlash with our core software means that engineers can do away with separate tools and work through one powerful system.”

These recent developments further consolidate the XJTAG product range and support the company’s vision of fast, easy test and debug. New features within the version 3.2 release include the ability to test without netlists and add non-JTAG devices to projects, as well as an XJEase debugger.

www.xjtag.com/

 



Upcoming Events

EMC Europe 2017
Angers (France)
04 to 08 September 2017
ECOC 2017
Gothenburg (Sweden)
17 to 21 September 2017

Social Media

twitter_follow_420x50px